

III CS - 90337/0006 - 54457 v3

natural turn-on threshold of the transistors, effectively shifting the turn-on thresholds of the transistors. By applying known voltages less than the coercive voltage on the terminals of the transistor, the state of the polarization within the ferroelectric material can be detected without altering the stored polarization states, a method known in the prior art as non-destructive read-out.

Though exhibiting many favorable properties such as small feature size, good endurance, and low read and write operating voltages, conventional ferroelectric transistors are known in the prior art to have poor retention time. The electric field generated by the polarization is reduced due to a number of factors including a depolarization field that reverses the polarization over time and compensation by impurities within the ferroelectric material. As the electric field is compensated, the threshold of the device shift is reduced until the sensing circuits can no longer detect the stored polarization state. The ferroelectric transistor has thereby lost the stored logic state.

Another type of non-volatile memory known in the prior art operates by injecting holes or electrons into a thin film, thereby shifting the turn-on threshold negatively or positively. Such memories include flash and non-volatile memories based on silicon nitride thin films. Electrons or holes are injected into a thin film by applying a voltage significantly larger than the read operating voltage. Such memories are known to exhibit excellent retention characteristics, but have marginal endurance properties, slow write times, and high power consumption during write cycles. What is desired, therefore, is a non-volatile ferroelectric device that exhibits the desirable retention characteristics of a flash memory but without the undesirable properties of low endurance, slow write times, and high power consumption.

## SUMMARY OF THE INVENTION

According to principles of the present invention, a novel apparatus and method extends data retention of a ferroelectric transistor exhibiting hysteresis by injecting holes or electrons into the ferroelectric transistor when power is removed. The ferroelectric FET has a mechanism to trap charge in a buffer dielectric layer or in the ferroelectric layer sandwiched between a top electrode and the silicon substrate. The

state of polarization is detected before power is removed from the ferroelectric FET. Charge is injected into the ferroelectric FET to produce a first threshold voltage when a first polarization state is determined before power is removed. Charge is removed from the ferroelectric FET to produce a second threshold voltage when a second polarization state is determined before power is removed. When the ferroelectric FET is powered up again, the charge state is determined. The ferroelectric FET is then polarized to correspond to a first threshold voltage when the charge state corresponding to the first threshold is determined. The ferroelectric FET is polarized to correspond to a second threshold voltage when a charge state corresponding to the second threshold is determined. Charge mechanisms include tunneling mechanisms, Fowler Nordheim tunneling, avalanche breakdown, hot carrier injection, and impact ionization. In one embodiment, charge is injected only into the drain region of the ferroelectric FET, the FET being operated so that injected charge is determined by passing current through the ferroelectric FET with source and drain reversed, a high current representing a first charge state corresponding to a first threshold and a lower current representing a second charge state corresponding to a second threshold. In another embodiment, a sense amplifier is utilized that can operate around a first operating point and a second operating point induced by the injected charge, while differentiating a first polarization state and a second polarization state around first operating point and second operating point.

The foregoing and other objects, features and advantages of the invention will become more readily apparent from the following detailed description of a preferred embodiment of the invention, which proceeds with reference to the accompanying drawings.

25

#### DESCRIPTION OF THE DRAWINGS

Figure 1 is a cross sectional diagram of a ferroelectric FET as known in the prior art.

Figure 2 is a cross sectional diagram of a ferroelectric FET with a dielectric buffer layer as known in the prior art.

Figure 3 is a cross sectional view illustrating the structure of a ferroelectric FET according to one embodiment of the present invention.

Figure 4 is a cross sectional diagram illustrating the applied voltages on the terminals in order to polarize the ferroelectric material in the "low ferro state".

5        Figure 5 is a plot of current versus voltage in the linear transistor region of the ferroelectric transistor illustrating the effects of the threshold shift created by polarizing the ferroelectric layer to the low ferro state.

Figure 6 illustrates the applied voltages on the terminals in order to polarize the ferroelectric material in the "high ferro state".

10       Figure 7 is a plot of current versus voltage in the linear transistor region of the ferroelectric transistor illustrating the effects of the threshold shift created by polarizing the ferroelectric layer to the high ferro state.

Figure 8 is a cross sectional diagram of a ferroelectric transistor illustrating one voltage bias scheme that will inject electrons into the dielectric buffer layer.

15       Figure 9 is a cross sectional diagram of a ferroelectric transistor illustrating one voltage bias scheme that tunnels electrons into a silicon nitride layer through a thin silicon dioxide layer.

Figure 10 is a graph illustrating the effect on the threshold of the ferroelectric transistor when a large positive voltage is applied between the gate electrode and the channel.

20       Figure 11 is a cross sectional diagram illustrating the applied voltages to inject negative charge into the dielectric buffer layer.

Figure 12 is a graph illustrating the threshold shift when a large negative voltage is applied between gate electrode and channel region.

25       Figure 13 is a graph illustrating the shift of the ferroelectric FET when refreshing the low ferro state upon power up.

Figure 14 is a schematic diagram illustrating one method of configuring the ferroelectric FETs in a memory array.

30       Figure 15 is a schematic diagram illustrating another method of configuring the ferroelectric FETs in a memory array.

Figure 16 is a graph illustrating I-V characteristics of a ferroelectric FET in another embodiment of this invention.

Figure 17 is a graph illustrating the threshold shift when injecting negative charge when a low ferro state is detected upon power down.

5        Figure 18 is a graph illustrating the threshold shift when injecting negative charge when a high ferro state is detected upon power down.

Figure 19 is a cross sectional diagram that illustrates another embodiment of this invention wherein the charge is injected into the dielectric buffer layer or the ferroelectric layer in the area of the drain.

10        Figure 20 illustrates the biasing of the ferroelectric FET when sensing the charge injection in the embodiment of figure 16.

Figure 21 illustrates the biasing of the ferroelectric FET when sensing the polarization of the ferroelectric FET in the embodiment of figure 16.

### DETAILED DESCRIPTION OF THE INVENTION

15        The present invention discloses a ferroelectric transistor exhibiting hysteresis wherein the data retention properties are extended by injecting charge into the device when it is powered down.

Figure 3 is a cross sectional view illustrating the structure of a ferroelectric FET according to one embodiment of the present invention. In one embodiment, n-type silicon regions 101 and 102 are formed within P-type silicon substrate 100, the region between them disposing the channel region 103. A dielectric buffer layer 104 is formed on the channel region 103. Ferroelectric layer 105 is formed on dielectric buffer layer 104, and gate electrode layer 106 is formed on top of dielectric layer 105. The ferroelectric material is comprised of any material exhibiting ferroelectric hysteresis, preferably one with a relatively low dielectric constant (epsilon of 80 or less) so that a relatively large component of a voltage applied across the structure consisting of ferroelectric layer 105 and dielectric layer 104 falls across the ferroelectric layer 105. One such class of ferroelectric materials are materials of the general formula  $A_xMn_yO_z$ , where x, y, z vary from 0.1 to 10 and A is a rare earth

20

25

element selected from a group consisting of CE, Pr, Nd, Pm, Sm, Eu, GD, Tb, Dy, Ho, Er, Tm, Yb, Lu, Y or Sc. The ferroelectric material can be formed utilizing any one of a variety of methods including spin-on gel, sputtering, and MOCVD. The gate electrode layer is comprised of any conductive material, including metal and doped polysilicon. The dielectric layer can be any non-conductive material including silicon dioxide, silicon nitride, magnesium oxide, and aluminum oxide, formed utilizing any one of a variety of methods including oxidation, sputtering, ALD (Atomic Layer Deposition), and MOCVD (Metal Oxide Chemical Vapor Deposition). In one embodiment, the dielectric layer and the ferroelectric layer are formed in the same equipment in a single session as not to expose underlying layers directly to the atmosphere. The terminals of the ferroelectric transistor of FIG. 3 are source 101, drain 102, electrode 106, and body 100.

Figure 4 illustrates an example of the applied voltages on the terminals of the ferroelectric FET in order to polarize the ferroelectric material in one state, herein referred to as the "low ferro state". If the voltage across ferroelectric layer 105 is greater than the coercive voltage, the voltage on gate electrode layer 106 is positive with respect to channel region 103. In the illustration of Fig. 4, +3V is applied to gate electrode layer 106, and ground potential is applied to source 101, drain 102, and body 100. Channel region 103 is at ground potential, thereby applying +3V across buffer layer 104 and ferroelectric layer 105. It is assumed in this example that the dielectric constant and the thickness of buffer layer 104 and ferroelectric layer 105 are such as to produce at least a coercive voltage across ferroelectric layer 105. The polarization aligns with the electric field, having the effect of decreasing the natural turn-on threshold of the ferroelectric device. Assuming that the natural turn-on threshold of the ferroelectric device is  $V_{t1}$ , the threshold voltage after polarizing to this low ferro state will be  $V_{t10}$ ,  $V_{t1}$  minus the threshold shift created by the polarization.

Figure 5 is a plot of the current versus voltage (I-V) characteristics in the linear transistor region of the ferroelectric transistor illustrating the effects of the threshold shift created by polarizing the ferroelectric layer to the low ferro state. Line

110 represents the I-V characteristics of the ferroelectric transistor before polarization. The threshold voltage  $V_{t1}$  is determined by the intersection of line 110 with the current defined as the turn-on current (112). When the ferroelectric layer stores that low ferro state, the I-V characteristics are shifted negatively along the voltage axis, resulting in line 111. Threshold voltage  $V_{t10}$  corresponding to the low ferro state polarization is determined by the intersection of line 111 with the line representing the defined turn-on current (113).

Figure 6 illustrates an example of the applied voltages on the device terminals in order to polarize the ferroelectric material to a second state, herein referred to as the “high ferro state”. If the voltage across ferroelectric layer 105 is greater than the coercive voltage, the voltage on gate electrode layer 106 is negative with respect to channel region 103. In the illustration of Fig. 6, -3V is applied to gate electrode layer 106, and ground potential is applied to source 101, drain 102, and body 100. Channel region 103 is at ground potential, thereby applying -3V between across buffer layer 104 and ferroelectric layer 105. It is assumed in this example that the dielectric constant and the thickness of buffer layer 104 and ferroelectric layer 105 are such as to produce at least a coercive voltage across ferroelectric layer 105. The polarization aligns with the electric field, having the effect of increasing the natural turn-on threshold of the ferroelectric device. Assuming that the natural turn-on threshold of the ferroelectric device is  $V_{t1}$ , the threshold voltage after polarizing to this high ferro state will be  $V_{t11}$ ,  $V_{t1}$  plus the threshold shift created by the polarization.

Figure 7 is a plot of the I-V characteristics in the linear transistor region of the ferroelectric transistor illustrating the effects of the threshold shift created by polarizing the ferroelectric layer to the high ferro state. Line 110 represents the I-V characteristics of the ferroelectric transistor before polarization. The threshold voltage  $V_{t1}$  is determined by the intersection of line 110 with the current defined as the turn-on current (112). When the ferroelectric layer stores that high ferro state, the I-V characteristics are shifted positively along the voltage axis, resulting in line 120. Threshold voltage  $V_{t11}$  corresponding to the high ferro state polarization is

determined by the intersection of line 120 with the line representing the defined turn-on current (122).

Before power is removed from the ferroelectric transistor, the stored polarization in the ferroelectric layer is sensed. If the  $V_{t10}$  corresponding to the low ferro state is detected, no further action is applied to the transistor. If the  $V_{t11}$  threshold is detected, then electron charge is injected into the buffer dielectric layer.

Figure 8 is a cross sectional diagram of a ferroelectric transistor illustrating one voltage bias scheme that injects electrons into the dielectric buffer layer 104. In this example, +10V is applied on gate electrode 106, ground on source 101, drain 102, and body 100. The high positive electric field generated between gate electrode 106 and channel 103 attracts electrons in the channel region 103, and injects them into dielectric buffer layer 104. When the high electric field is removed, the electron charge remains in buffer layer 104. The negative charge within the buffer layer 104 shifts the turn-on threshold of the device positively. This electric field also polarizes the ferroelectric to a low ferro state.

In a variation of this embodiment, impact ionization may be used to inject electrons into the buffer layer 104 by additionally applying a voltage differential between source 101 and drain 102.

In another variation of this embodiment, the dielectric buffer layer 104 is sufficiently thin to inject some or all of the electron charge into the ferroelectric layer 105.

In another variation of this embodiment, the dielectric buffer layer 104 consists of multiple layers.

Figure 9 illustrates another variation of this embodiment wherein dielectric layer 104 consists of a silicon dioxide layer 108 and a silicon nitride layer 107, the silicon dioxide layer being sufficiently thin for tunneling and the silicon nitride layer being sufficiently thick not to inject negative charge out of the silicon nitride layer. In another variation of this embodiment, the transistor structure does not have a dielectric buffer layer 104. In this case, the ferroelectric layer 105 is formed directly



on the channel region as shown in the prior art transistor of FIG. 1. In this embodiment, electrons are injected directly into ferroelectric layer 105.

In another variation of this embodiment, a dielectric buffer layer 104 is not deliberately formed, but forms nonetheless as a result of other processing steps  
 5 imposed on the ferroelectric FET. For example, a thin layer of silicon dioxide 104 may be formed on the silicon/ferroelectric layer interface due to thermal steps while exposing the silicon surface to an oxidizing agent.

Figure 10 is a graph illustrating the effect on the threshold of the ferroelectric transistor when a large positive voltage is applied between the gate electrode and the  
 10 channel.  $V_{t2}$  represents the threshold after the electrons are injected into the film above the channel region if the ferroelectric layer were not polarized. The positive voltage across the ferroelectric layer causes the material to polarize in the direction of the electric field, corresponding to a low ferro state. This state reduces the threshold voltage to  $V_{t20}$ , which is  $V_{t2}$  minus the threshold shift of the low ferro state (132). It  
 15 is assumed in this embodiment that the threshold shift brought about due to negative charge injection is sufficiently large not to overlap the thresholds of a high ferro state/low charge state and a low ferro state/high charge. Stated mathematically this is:  $V_{t20}$  is greater than  $V_{t11}$ .

The component of threshold shift resulting from the electron injection has a  
 20 significantly longer retention time than the ferroelectric polarization. In this way, the charge injection mechanism is utilized to significantly extend the data retention time of the ferroelectric transistor. When the ferroelectric transistor is powered up again, the electron charge is removed from the buffer dielectric or the ferroelectric layer of ferroelectric transistor, as the case may be, by applying appropriate voltage biases.

25 Accordingly, when the ferroelectric transistor is powered up and the  $V_{t20}$  threshold voltage is detected, a large negative charge is applied between gate electrode 106 and channel 103, as illustrated in the cross sectional diagram of FIG. 11. This electric field forces the electrons out of the buffer dielectric 104, and serves to shift the threshold from  $V_{t2}$  towards  $V_{t1}$ , as shown in FIG. 12. This mechanism  
 30 may equivalently be viewed as injecting holes. Since the polarization of the

ferroelectric material aligns with the electric field, a high ferro polarization state is written into the ferroelectric layer 105. Adding the effects of the electron charges and the polarization of the ferroelectric layer 105, the threshold voltage is  $V_{t11}$ , thereby restoring the voltage to its original value before the power down occurred.

5           If  $V_{t20}$  is not detected when the ferroelectric transistor is powered up, then  $V_{t10}$  was stored in the ferroelectric transistor before it was powered down. Since the retention time of the ferroelectric polarization is known to be a weakness in this transistor structure, it is possible that the threshold may have drifted toward  $V_{t1}$ . Therefore, in one embodiment of this invention, voltages are applied to the  
10 ferroelectric transistor to refresh the low ferro state by returning the threshold voltage to  $V_{t10}$ . This shift is illustrated in the plot of FIG. 13.

Figure 14 illustrates one embodiment wherein the transistors are configured in a memory array of rows and columns. The gate terminal of transistors in a common row share a common word line. For example, devices 200 and 201 share word line  
15 210, and devices 202 and 203 share word line 211. The sources and drains of transistors in a common column share common bit lines. For example, the sources of transistors 200 and 202 share bit line 220, while drains share a common bit line 221. In this embodiment, bit line 221 also connects the sources of adjacent transistors 201 and 203. Drains of transistors 201 and 203 share common bit line 222. A given word  
20 line is selected by a row decoder 230. One or more bit lines are selected by column decoder 235. A sense amplifier is connected to each bit line (sense amplifier 240 to bit line 220, sense amplifier 241 to bit line 221, and sense amplifier 242 to bit line 222), and compares the respective bit line current to reference current 245. The reference current provides a current of magnitude between the magnitude of currents  
25 produced on the respective bit lines when reading high state and the low state on the selected transistor, thereby causing the sense amplifier flip in one direction or the other depending on the state stored in the selected ferroelectric cell.

Figure 15 illustrates another embodiment wherein a sense amplifier is utilized that has the capability of operating either at  $V_{t1}$  or  $V_{t2}$ , and detecting a differential  
30 voltage about either  $V_{t1}$  or  $V_{t2}$ . In one embodiment, this is accomplished by means

of a bias selection signal 246v that has the effect of changing the operating point of the sense amplifier. When operating at  $V_{t1}$ , such a sense amplifier detects a negative shift about  $V_{t1}$  ( $V_{t10}$ ) or a positive shift about  $V_{t1}$  ( $V_{t11}$ ). When operating at  $V_{t2}$ , the sense amplifier detects a negative shift about  $V_{t2}$  ( $V_{t20}$ ) or a positive shift ( $V_{t21}$ ).  
 5 Figure 16 is a graph illustrating the I-V characteristics of the ferroelectric transistor in the linear region with the corresponding threshold shifts in this embodiment of this invention.

During operation, the sense amplifier identifies the low ferro state by indicating a threshold shift of either  $V_{t10}$  or  $V_{t20}$ . The sense amplifier identifies the  
 10 high ferro state by indicating a threshold shift of either  $V_{t11}$  or  $V_{t21}$ . The stored data state of the ferroelectric transistor is modified by applying voltages to change only the polarization of the transistor, as described in the previous embodiment. A given cell may or may not contain injected charge in the dielectric layers of the ferroelectric transistor during operation, effecting only whether the sense amplifier operates at a  
 15  $V_{t1}$  or  $V_{t2}$  operating voltage.

On power down, the polarization state is measured and appropriate charge is injected into the dielectric layers of the ferroelectric transistor in order to extend the retention time. If a low ferro state is detected, corresponding to threshold voltages  $V_{t10}$  or  $V_{t20}$ , then voltage biases are applied to the terminals of the ferroelectric FET  
 20 to inject electrons into the ferroelectric transistor before the transistor is powered down. Since such biasing also polarizes the ferroelectric layer to a low ferro state. Adding the threshold effects of the injected negative charge and the polarization to the low ferro state, the resulting threshold is  $V_{t20}$ , as shown in FIG. 17. Similarly, if a high ferro state is detected before power down, corresponding to threshold voltages  
 25  $V_{t11}$  or  $V_{t21}$ , then injected electrons must be removed from the ferroelectric transistor before the transistor is powered down. Since biasing to remove electron charge from the dielectric layers also polarizes the ferroelectric layer to a high ferro state, the final threshold voltage when negative charge is injected is  $V_{t11}$ , as shown in FIG. 18. On power up, the threshold of the ferroelectric device is either  $V_{t20}$  or  $V_{t11}$ .  
 30 The  $V_{t20}$  threshold was stored in the ferroelectric transistor if a low ferro polarization

state of the ferroelectric transistor was detected before power down. Since  $V_{t20}$  already corresponds to a low ferro polarization state, a change of stored states is not needed. Since the polarization of the ferroelectric transistor may have relaxed during the powered down period, the turn-on threshold voltage might have drifted towards  
5  $V_{t2}$ . In this case, a voltage bias can be applied to the ferroelectric transistor to restore the  $V_{t20}$  level.

The  $V_{t11}$  threshold was stored in the ferroelectric transistor if a high ferro polarization state of the ferroelectric transistor was detected before power down. Since  $V_{t11}$  already corresponds to a high ferro polarization state, a change of stored  
10 states is not needed. Since the polarization of the ferroelectric transistor may have relaxed during the powered down period, the turn-on threshold voltage might have drifted towards  $V_{t1}$ . In this case, a voltage bias can be applied to the ferroelectric transistor to restore the  $V_{t11}$  level.

Figure 19 is a cross sectional diagram that illustrates another embodiment of  
15 this invention wherein the negative charge is injected into the dielectric buffer layer 164 or the ferroelectric layer 165 in the area of the drain (162). Charge injection mechanisms include hot carrier injection, avalanche breakdown, and impact ionization. When charge is injected in the drain area 162, the turn on threshold voltage of the ferroelectric device is not altered due to that charge. However, when  
20 electrons are injected into the dielectric layers in the area of the source 161, the turn-on threshold of the ferroelectric transistor is increased. This principle is utilized in this embodiment, operating the ferroelectric transistor of FIG. 19 with source 161 and drain 162 when detecting the polarization stored in the ferroelectric transistor or when injecting negative charge in the drain region 162 for extended retention, but reversing  
25 the role of source and drain (i.e. source 162 and drain 161) when detecting the negative charge that was injected. Since the threshold shift due to the negative charge injected can be determined independently of the threshold shift due to the polarization, the threshold shifts induced due to the negative charge injection can overlap the threshold voltages induced due to the polarization of the ferroelectric  
30 material.

FIG. 20 illustrates the biasing of the ferroelectric FET when sensing the negative charge injection. This operation is performed when the ferroelectric FET is first powered up. The ferroelectric FET is operated reversing the role of source and drain when compared to the biasing during the injection. For the purposes of illustration, N+ region 162 is at ground potential while N+ region 161 is at +3V. With this bias, the negative charge in the dielectric layer 164 in the region of N+ region 162 is significant in determining the turn-on threshold of the ferroelectric FET. For the purposes of illustration, the turn-on threshold voltage when no negative charge is injected is  $V_{tl}$ , corresponding to a "low charge state" and when negative charge is injected is  $V_{th}$ , the "high charge state".

When the injected negative charge has been determined at power-up, biasing is applied to remove the injected negative charge from the drain and the roles of source and drain are reversed. If a "high charge state" is detected, voltages are then applied to polarize the ferroelectric layer 165 of that device to the high ferro state. If a "low charge state" is detected, voltages are then applied to polarize the ferroelectric layer 165 of that device to the low ferro state.

Figure 21 illustrates the biasing of the ferroelectric FET when sensing the polarization of the ferroelectric FET. The lower of the voltages on N-type regions 161 and 162 is applied to the side of the transistor into which the negative charge is not injected, i.e. the side of the transistor taking the role of the source. The higher of the voltages is applied to the side of the transistor into which the negative charge is injected, i.e. the side of the transistor taking the role of the drain.

On power-down, the ferroelectric state is detected. If a high ferro polarization state is detected, voltages are applied to inject negative charge to result in a high charge state in the ferroelectric FET. If a low ferro polarization state is detected, no further action is taken since all negative charge is removed during the power-up of the ferroelectric FET.

In a variation of this embodiment, the negative charge is not removed during power-up. Instead the negative charge is removed during the power-down cycle. This negative charge can be removed at the beginning of the power-down sequence.

before the ferroelectric polarization state is detected. Alternatively, the negative charge can be removed as necessary after the ferroelectric polarization state has been detected. Specifically, if a low ferro polarization is detected during the power-down sequence, voltages are applied to remove any injected negative charge.

- 5           The foregoing description is only illustrative of the invention. Various alternatives and modifications can be devised by those skilled in the art without departing from the invention. In particular, though reference to a ferroelectric FET formed on a P-type silicon substrate and N-type source and drain regions has been made, the ferroelectric FET can also be formed on N-type substrate with P-type
- 10   source and drain regions. Though mention is made of a single dielectric buffer layer, this layer could be composed of multiple layers without departing from the invention. Though specific charge injection mechanisms such as tunneling, avalanching, and impact ionization are described in the foregoing description, any mechanism that injects negative or positive charges into any layer within the ferroelectric FET
- 15   structure can be utilized without departing from the present invention. Accordingly, the present invention embraces all such alternatives, modifications, and variances that fall within the scope of the appended claims.